Abstract-A family of dc-dc converters based on impedance source dc-dc converters is presented. The scheme of the proposed family is that the switch of impedance source dc-dc converters is moved forward. The derived topologies are suitable for high-voltage step-up ratio. Compared to the typical impedance source dc-dc converters, the presented topology dramatically reduces the voltage stresses on the power semiconductor devices. In addition, the passive lossless clamped circuit is introduced into the proposed family to restrict the peak voltage of the main switch. This paper presents an analysis of the converter and results from a prototype converter to validate the topology's performance.
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I. INTRODUCTION
A S the requirement of satisfying the world's electrical energy is moving, renewable energy sources are being more widely employed. However, renewable energy sources are generally not directly compatible with the grid, for example PV systems, or even for direct connection to inverters. [1] - [5] . Therefore, dc-dc converters with high-voltage step-up ratio capabilities are widely gained popularity as an interface between the low-voltage sources and the inverter [6] . Among the nonisolated converters, the traditional boost converter is a popular choice because of its simple structure [7] . However, if this converter is operated at the extremes of the duty cycles range then the rectifier diode must sustain short-pulsed current with high amplitude when a high-voltage conversion gain is required. This operating scenario leads to severe diode reverse recovery and the electromagnetic interference (EMI) problems. Moreover, the switch suffers from high-voltage stress which is equal to output voltage and hence this makes the low on-resistance MOSFET unavailable. The efficiency will also be lower in high-voltage gain H. Liu applications, it is difficult for basic boost converter to achieve not only high-voltage gain but also high efficiency [8] , [9] . Many topologies have been proposed for high-voltage gain applications. These topologies include switched-component techniques (switches-inductor and switched-capacitor), cascaded techniques (output-series and converter-series) and magnetically coupled techniques [8] - [20] . In addition, since the Z source impedance network was introduced in 2003 [21] , many impedance networks have been subsequently reported for realizing inverters with high-voltage gain [22] - [48] . Owing to the versatility of the impedance network approach (i.e., dcdc conversion, dc-ac conversion, ac-ac conversion, and ac-dc conversion), it has also been used in the high-step-up dc-dc conversion applications [28] , [35] - [37] . However, the problem with this approach is that the voltage stress on switch is the same as the output voltage, making high-performance MOSFET unavailable as well as adding cost and losses of the system. To solve the above concerns, a family of dc-dc converters has been derived from impedance source dc-dc converters for the high-conversion gain applications. In this paper, one of the resulting topologies is analyzed as an example, theoretical analysis, and experimental results are offered to demonstrate the operation of the converter.
II. EXISTING X-SOURCE NETWORK
Since the Z-source network is presented in 2003 [19] , various X-source networks have been further developed to offer an efficient means of converting power with a wider range of voltage gain [22] - [28] . In addition, lots of voltage boosting technologies, such as coupled inductor, switched inductor, and so on, have also been applied in the X-source networks [29] - [48] . They typically include Γ source [see Fig. 1(a) ], T source [see Fig. 1(k) ]. Meanwhile, the advantage and shortcoming are described in detail [48] .
III. FAMILY OF HIGH-GAIN DC-DC CONVERTERS STEMS FROM X-SOURCE NETWORK
A. X-Source DC-DC Converters
It has been reported that dc-dc conversion, dc-ac conversion, ac-ac conversion, and ac-dc conversion all can flexibly utilize the X-source network [21] . Among four conversion forms, the dc-ac power conversion is the most widely studied. The dcdc converters stem from X-source network have recently been studied. By adding the typical boost converter output structure, X-source dc-dc converters can be gained. As shown in Fig. 2 , Y-source dc-dc converter can efficiently boost the low voltage to the high voltage [35] .
The similar methods can also be applied to the Γ source network [see Fig. 3(a) ], T-source network [see Fig. 3(b) ], new type Then, the X-source dc-dc converters can be obtained.
B. Existing Problems in X-Source DC-DC Converters
Based on Fig. 3 , the generalized X-source dc-dc converters structure can be signified as shown in Fig. 4(a) . As the voltage stress on the power switch is the same as the load voltage, it is impossible to use the low-voltage rated MOSFET. This is not beneficial for the improvement of performance of the converters.
Therefore, how to find a way to reduce the voltage stress on the main switch, this is the key point.
C. Deduced High
Step-Up DC-DC Converters With Reduced Voltage Stress on MOSFET
The nature of reducing the voltage stress on the power switch is adding the equivalent voltage source between the output capacitor and the main switch as shown in Fig. 4 (b). Therefore, in order to make the low-voltage rated MOSFET available, the power switch S in the X-source dc-dc converters can be reasonably moved forward, meanwhile, the position of some components need to be changed. Then, a family of basic high step-up dc-dc converters can be deduced as shown in Fig. 5 .
IV. OPERATIONAL PRINCIPLE OF THE PROPOSED CONVERTER
In this part, the converter presented in Fig. 5 (a) is analyzed in more detail as the representative of the family of basic high step-up converters proposed in part III. As the leakage inductor can cause severe voltage spike on the MOSFET, thus, the diodecapacitor clamped circuit is introduced into the main circuit as plotted in Fig. 6 inductor current i L k and secondary-side current i N 2 increase approximately linearly. Meanwhile, the capacitor C 1 is charged by the winding N 2 and capacitor C c . The load is solely supplied by the output capacitor. When the switch S is turned OFF at t = t 2 , this interval is finished.
Stage III [t 2 , t 3 ]: At time t 2 , the switch S is OFF. Fig. 8 (c) shows the current-flow path. The parasitic capacitor absorbs the energy of the leakage inductance L k . The load absorbs solely energy from the output capacitor. As the voltage stress on the switch S is higher than the voltage capacitor C c , diode D 1 begins to conduct, this stage ends.
Stage IV [t 3 , t 4 ]: At time t 3 , diode D 1 begins to conduct and the switch S keeps OFF. The current-flow path is plotted in Fig. 8(d) . The clamped capacitor C c absorbs the energy from the leakage inductor. The input source, magnetizing inductor, and the capacitor C 1 together supply energy to the capacitor C o and the load. When the current i D 1 decreases to zero at t = t 4 , this stage ends.
Stage V [t 4 , t 5 ]: In this transition interval, the switch is still OFF. Fig. 8(e) indicates the current-flow path. The input source, magnetizing inductor together with blocking capacitor C 1 , also commonly supply energy to the capacitor C o and the load. When the switch S begins to conduct at t = t 5 , the new switching period begins.
V. PERFORMANCE ANALYSIS OF THE PRESENTED CONVERTER A. Voltage Gain Derivation
As the presented converter operates in CCM mode, since the time durations of stages I and III is very transient, therefore, the two stages are neglected. During the time duration of stage II, based on Fig. 8(b) , several equations can be achieved
From stage IV, the following equation can be derived: From stages IV and V, the following expression can be written:
The volt-second balancing principle is used on inductor L M as follows:
And substituting (1) and (3) into (5), collecting the terms, the voltage expressions of capacitor V C c and V L V are obtained as
From (6), (1), and (2), the voltage stress on the capacitor C 1 can be obtained as
Finally, based on the (4), (7), and (8), the voltage conversion gain can be computed as Fig. 9 shows the connection between the voltage gain and the duty cycle under various coupling coefficients. The conclusion is that as the K increases, the voltage gain increases. When K is close to 1, the ideal voltage gain is written as
In an effort to better highlight the advantages of the presented converter, Fig. 10 indicates the gain comparison with the converters in [11] and [49] . As the turns ratio N decreases, the voltage conversion gain increases dramatically. This performance is obviously contrary to other high step-up dc-dc converters.
B. Voltage Stress Analysis
Based on the upper analysis, the following equations show the voltage stresses across the power devices:
Then, the (11) and (12) are rewritten as follows: 
C. Current Stress Analysis
For the convenience of calculating the current, the extremely short time interval [t 0 − t 1 ] and [t 2 − t 3 ] can be leaved out. The current I L M is kept fixed in one cycle as the magnetizing inductance L M is large enough. Other parasitic factors are also ignored. The simplified waveforms are shown in Fig. 12 [5] .
Based on the current balancing law, when the diode D o and diode D 2 are ON, the average currents through them are
Based on the charge balancing principle of the capacitor C c , the time interval t 24 and t 45 can be derived as
Similarly, based on the current balancing law, when the diode D 1 is ON, the average current through it is
From time t 2 to t 5 , by using KCL law at junction points of N 1 , N 2 , and C 1 , the average current of the leakage inductor can be written as
Based on the magnetic flux conservation principle and Fig. 12 , the following equation can be obtained:
Collecting the terms, I N 2[t 0 ,t 2 ] can be computed as Then, the RMS current value of switch S is
where Kr is defined as
D. Comparative Analysis of Performance
For the sake of verifying the performance of proposed converter, the other two converters published in [50] and [51] are used for comparison here, as shown in Table I . Meanwhile, in order to intuitionally describe the comparison, the expressions in Table I is shown in Fig. 13 . From the Fig. 13 , as the turns ratio becomes smaller, the gain, voltage stresses of diodes and switch of proposed converter, also becomes smaller. This is a peculiar characteristic, which is good for reducing the volume of coupled inductor. At the same time, the voltage stresses on switch is far lower than output voltage, low on-resistance MOSFET is available in the proposed converter.
Although the voltage stress on diode in the proposed converter, from the view of component numbers, the numbers of magnetic cores in converter [51] is twice of that in proposed converter and converter in [50] . This is not beneficial for increasing the power density. In addition, only one active switch is applied in the proposed converter. The cost is reduced.
E. Leakage Energy Solution of Other Converters
The same clamped scheme can also be employed for other deduced converters in part III as shown in Fig. 14 . With the help of the simple clamped circuits, the leakage energy is recycled and the voltage spikes are restricted. So the efficiency of the converter is improved [52] .
Then, based on the basic inductor voltage-second balancing principle, Table II summarizes the gains and voltage stresses of deduced converters.
VI. DYNAMIC ANALYSIS OF THE PROPOSED CONVERTERS
As the switch is open, the clamped circuit is same as the output capacitor in the basic boost converter. Here, the current of 
considerations, the proposed converter is approximately transformed to four order system. Therefore, the state functions for both stages, i.e., dT S and (1 − d)T S , are shown as follows:
Before obtaining the averaged stated equations from (25) and (26) , the symbol x is used to represent the average value of a time-varying variable x, where x indicates voltage or current as follows:
Here, the averaged equations can be obtained as
where d is a variable denoting the time-varying duty cycle.
Then, the perturbation is performed in (28)
Last, after the linearization, the small signal ac model is obtained
By taking the Laplace transform of (30), the corresponding control-to-output transfer function can be obtained to be
where 
VII. EVALUATION OF THE PROPOSED CONVERTERS
Among the proposed converters based on X-source converters, several converters have been reported in previous paper, i.e., Fig. 15(a), (b) , (d)-(f), and Fig. 5(e) . There exists elaborate comment in reference [52] - [55] .
The other converters have never been reported in previous papers. From Table II , it is clear that the voltage stresses of switches, diodes, and capacitors are lower than the output voltage. This makes low on-resistance MOSFET and schottky diode available. In addition, as can be seen from Table II , in the proposed converters, the smaller the turns ratio, the larger the gain. The smaller turns ratio not only reduces the leakage inductance and the parasitic capacitance formed by the secondary winding of the coupled inductor, but also increases the power density and reduces the core and copper losses [56] - [57] . These changes efficiently improve the performance of the converter.
VIII. DESIGN CONSIDERATIONS

A. Coupled Inductor Design
Since the turns ratio determines the voltage gain and voltage stresses of semiconductor devices and capacitor, a compromised must be made to optimize the performance of the converter. Then, the current ripple needs to be considered. Therefore, the coupled inductor can be designed by setting an acceptable current ripple on magnetizing inductor, which is given
Based on Fig. 12 , the average current of magnetizing inductance is approximately represented by
Finally, the magnetizing inductance can be obtained
where K L M is current ripple coefficient and f s (1/T S ) represents switching frequency.
B. Capacitor Design
The clamped capacitors are designed to limit the voltage spikes of the switches, avoid the excessive resonant ringing and make the clamped diodes turn OFF naturally. Choosing the value of the clamp capacitance is done based on the leakage inductance L k . Therefore, based on reference [58] , capacitor C c can be obtained
The aim of the capacitor C o is to limit the output voltage ripple ΔV to a reasonable range. When the switches are on, the capacitor C o released energy to the load, the electric charge can be written as follows:
Simplifying (36) , the filter capacitor can be chosen as Similarly, the capacitor C 1 is designed as
IX. EXPERIMENTAL VERIFICATION
A 400 W prototype converter with high step-up ratio has been made and tested. Table III respectively shows the parameters and circuit components used in the presented converter. Fig. 16(a) shows the experimental waveforms of driver signal V g , voltage stresses on switch S, and diode D 1 , V S , and V D1 . Although the leakage inductance of the coupled inductor can induce voltage spike on the switch S, the voltage V S is clamped about 130 V. This makes the low-resistance MOSFET available. Thus, it is beneficial for the efficiency improvement. The voltage V D1 is also about 130 V. Fig. 16(b) shows the measured waveforms of V D2 and V Do . The voltage stresses on them is about 260 V. Fig. 16(c) Fig. 16(d) and (e). They are all corresponding to the theoretical analysis. In addition, as shown in Fig. 16(d) , the current i N 2 decreases to zero naturally. It means diode D 1 can realize soft turn-OFF.
The experimental RMS current of the power switch is in contrast to the theoretical value based on (24), as shown in Table IV. Because of measurement error, computing error, and so on, they are not absolutely the same. However, (24) can still be a good reference for choosing the switch. Fig. 17(a) illustrates the efficiency measured per 50 W. The tested condition is same as that shown in Table III . The tested highest efficiency is about 98.3%. In addition, the experimental dynamic response result of the output voltage and output current under the step load variation from 200 to 400 W is shown in Fig. 17(b) . It can be seen that the output voltage is insensitive to the load variation with a proper closed loop control. In addition, the prototype of experimental setup is shown in Fig. 18 .
X. CONCLUSION
This paper has introduced a family of high-gain dc-dc converters from impedance source dc-dc converters for high step-up applications. The conversion ratio characteristic of impedance source converters is used in the proposed converters, and the shortcomings of the impedance source converters, i.e., high-voltage stresses on MOSFETs, are avoided. The presented converters reduce the voltage stresses across the main switch. In addition, in order to restrict the voltage spike induced by the leakage energy, the passive clamped circuit is applied. Therefore, the high-performance MOSFET is available, and the efficiency is improved. Finally, the experiment results have verified the theoretical analysis.
